Analog Devices Inc. LTC2282CUP#PBF
| Quantity | Unit Price | Total Price |
|---|---|---|
| 1 | $66.30 | $66.30 |
| 15+ | $64.21 | $963.15 |
| 25+ | $62.81 | $1,570.25 |
| 50+ | $59.32 | $2,966.00 |
| 100+ | $52.34 | $5,234.00 |
| N+ | $10.47 | Price Inquiry |
Request Quote / Inquiry
| Product attributes | Property Value |
| Manufacturer | Analog Devices Inc. |
| Product Series | |
| Packaging | Tube | |
| Number of Bits | 12 |
| Sampling Rate (Per Second) | 105M |
| Number of Inputs | 2 |
| Input Type | Differential, Single Ended |
| Data Interface | Parallel |
| Configuration | S/H-ADC |
| Ratio - S/H:ADC | 1:1 |
| Number of A/D Converters | 2 |
| Architecture | Pipelined |
| Reference Type | External, Internal |
| Voltage - Supply, Analog | 2.85V ~ 3.4V |
| Voltage - Supply, Digital | 2.85V ~ 3.4V |
| Features | Simultaneous Sampling |
| Operating Temperature | 0°C ~ 70°C |
| Mounting Type | Surface Mount |
| Grade | - |
| Qualification | - |
| Package / Case | 64-WFQFN Exposed Pad |
| Supplier Device Package | 64-QFN (9x9) |
| ROHS |  |
The LTC2282CUP#PBF is a dual-channel, 12-bit ADC from Analog Devices, designed for high-speed, multi-channel data acquisition. It offers a sampling rate of 105M SPS per channel, making it ideal for applications requiring simultaneous sampling of two signals. The parallel interface ensures fast data transfer, while the S/H-ADC architecture guarantees accurate signal capture. Housed in a 64-WFQFN package, this ADC is perfect for communications, radar, and industrial control systems where performance and space are critical.
- Dual-Channel Simultaneous Sampling: Two channels with 105M SPS each enable precise phase and amplitude measurement.
- High-Speed Performance: 105M SPS sampling rate meets the demands of high-frequency signal processing.
- Compact Design: 64-WFQFN package minimizes PCB footprint for space-constrained applications.
- Reliable Operation: 0°C to 70°C temperature range ensures stable performance in commercial environments.
Dual-Channel I/Q Demodulation
The 2-channel configuration of the LTC2282CUP#PBF is ideal for I/Q demodulation in communication receivers, allowing simultaneous sampling of in-phase and quadrature signals.
Phased Array Radar
In phased array systems, this ADC digitizes signals from multiple antenna elements, enabling beamforming and direction-of-arrival estimation with high phase accuracy.
High-Energy Physics
For particle detectors, the 105M SPS sampling rate and dual channels allow precise timing and amplitude measurement of fast pulses.
Portable Instrumentation
The compact 64-WFQFN package and low power consumption make it suitable for battery-powered, portable test and measurement devices.
Motor Control
In industrial motor drives, the dual channels can simultaneously sample phase currents and voltages, enabling precise field-oriented control algorithms.
- Q: What is the resolution of the LTC2282CUP#PBF?
- A: This ADC has a resolution of 12 bits.
- Q: What is the sampling rate?
- A: It supports a high sampling rate of 105M SPS.
- Q: How many channels does it have?
- A: It features 2 input channels for simultaneous sampling.
- Q: What interface does it use?
- A: It uses a Parallel interface for data output.
- Q: What is the architecture?
- A: It uses a S/H-ADC (Sample and Hold) architecture.
- Q: What package is available?
- A: It comes in a 64-WFQFN Exposed Pad package.
LTC2282CUP#PBF.pdf
- Q: What is the resolution of the LTC2282CUP#PBF?
- A: This ADC has a resolution of 12 bits.
- Q: What is the sampling rate?
- A: It supports a high sampling rate of 105M SPS.
- Q: How many channels does it have?
- A: It features 2 input channels for simultaneous sampling.
- Q: What interface does it use?
- A: It uses a Parallel interface for data output.
- Q: What is the architecture?
- A: It uses a S/H-ADC (Sample and Hold) architecture.
- Q: What package is available?
- A: It comes in a 64-WFQFN Exposed Pad package.
