| Quantity | Unit Price | Total Price |
|---|---|---|
| 1 | $0.00 | $0.00 |
| 15+ | $0.00 | $0.00 |
| 25+ | $0.00 | $0.00 |
| 50+ | $0.00 | $0.00 |
| 100+ | $0.00 | $0.00 |
| N+ | $0.00 | Price Inquiry |
Request Quote / Inquiry
| Product attributes | Property Value |
| Manufacturer | National Semiconductor |
| Product Series | F100112 |
| Packaging | Bulk | |
| Part Status | Active |
| Logic Type | Buffer, Inverting, Non-Inverting |
| Number of Elements | 1 |
| Number of Bits per Element | 4 |
| Input Type | - |
| Output Type | 3-State |
| Current - Output High, Low | - |
| Voltage - Supply | -4.2V ~ -5.7V |
| Operating Temperature | 0°C ~ 85°C (TC) |
| Grade | - |
| Qualification | - |
| Mounting Type | Through Hole |
| Package / Case | 24-CDIP |
| Supplier Device Package | 24-CDIP |
The 100112DC from National Semiconductor is a high-speed ECL buffer with both inverting and non-inverting outputs. Operating from -4.2V to -5.7V, it provides 3-State outputs for bus isolation. The 24-CDIP package ensures high reliability in demanding environments. This buffer is ideal for high-frequency signal distribution, clock buffering, and differential signaling applications.
- High-Speed ECL Technology: Provides extremely low propagation delay, ideal for high-frequency applications.
- Complementary Outputs: Offers both inverting and non-inverting signals, simplifying differential designs.
- 3-State Outputs: Allows for bus isolation and multiplexing in ECL systems.
- Ceramic DIP Package: Provides excellent thermal and mechanical reliability for harsh environments.
High-Speed ECL Signal Buffering
Buffer high-frequency ECL signals in telecommunications and data communications. The F100112 family is designed for very high-speed operation.
Complementary Output Generation
Generate both inverting and non-inverting outputs from a single input. This simplifies differential signaling and clock distribution.
Bus Isolation in ECL Systems
Use the 3-State outputs to isolate ECL buses during power-down or maintenance. This prevents bus contention and signal corruption.
Clock Distribution Networks
Buffer and distribute high-speed clock signals. The complementary outputs can drive differential clock lines, improving noise immunity.
Military and Aerospace Electronics
Use in high-reliability applications. The CDIP package provides excellent thermal and mechanical stability.
Test and Measurement Equipment
Buffer high-speed test signals in laboratory instruments. The ECL family ensures minimal propagation delay and jitter.
- Q: What is the logic family of the 100112DC?
- A: It belongs to the F100112 logic family, which is a high-speed ECL (Emitter-Coupled Logic) family.
- Q: What is the function of this IC?
- A: It is a buffer with both inverting and non-inverting outputs, providing signal buffering and polarity selection.
- Q: How many channels does it have?
- A: It has 1 channel, but it provides complementary outputs.
- Q: What is the output type?
- A: The outputs are 3-State, allowing for bus isolation.
- Q: What is the operating voltage range?
- A: It operates from -4.2V to -5.7V, which is typical for ECL logic.
- Q: What package is available?
- A: It is offered in a 24-CDIP (Ceramic Dual In-line Package).
100112DC.pdf
- Q: What is the logic family of the 100112DC?
- A: It belongs to the F100112 logic family, which is a high-speed ECL (Emitter-Coupled Logic) family.
- Q: What is the function of this IC?
- A: It is a buffer with both inverting and non-inverting outputs, providing signal buffering and polarity selection.
- Q: How many channels does it have?
- A: It has 1 channel, but it provides complementary outputs.
- Q: What is the output type?
- A: The outputs are 3-State, allowing for bus isolation.
- Q: What is the operating voltage range?
- A: It operates from -4.2V to -5.7V, which is typical for ECL logic.
- Q: What package is available?
- A: It is offered in a 24-CDIP (Ceramic Dual In-line Package).