Skip to product information
1 of 0
Image shown is a representation only. Exact specifications should be obtained from the product data sheet.
Regular price $0.00
Regular price Sale price $0.00
Sale Sold out
Quantity Unit Price Total Price
1 $0.00 $0.00
15+ $0.00 $0.00
25+ $0.00 $0.00
50+ $0.00 $0.00
100+ $0.00 $0.00
N+ $0.00 Price Inquiry
Shipping calculated at checkout.
Quantity
Component Recycling

Request Quote / Inquiry

Product attributes Property Value
Manufacturer Fairchild Semiconductor
Product Series
Packaging Bulk |
Part Status Active
Logic Type Buffer, Non-Inverting
Number of Elements 1
Number of Bits per Element 6
Input Type -
Output Type Complementary
Current - Output High, Low 100mA, -
Voltage - Supply -4.2V ~ -5.7V
Operating Temperature 0°C ~ 85°C (TC)
Grade -
Qualification -
Mounting Type Surface Mount
Package / Case 28-LCC (J-Lead)
Supplier Device Package 28-LCC (J-Lead)

The 100319QC from Fairchild Semiconductor is a single non-inverting buffer designed for high-speed ECL systems. It operates from a negative supply of -4.2V to -5.7V, as required by ECL logic. The device provides complementary outputs (Q and /Q) and can deliver 100mA of output current, making it suitable for driving transmission lines and high-capacitance loads. Packaged in a 28-LCC (J-Lead) format, this buffer is intended for legacy high-frequency digital applications where speed and differential signaling are critical.

  • Complementary Outputs: Provides both true and inverted signals, simplifying differential design.
  • High Output Current (100mA): Drives terminated transmission lines and heavy loads with ease.
  • ECL Speed: Optimized for very high-frequency operation, preserving fast edge rates.
  • Negative Supply Operation: Compatible with standard ECL power architectures.

High-Speed ECL Clock Distribution

In high-frequency systems, the 100319QC can buffer and distribute ECL clock signals. The complementary outputs allow driving differential lines, reducing noise and improving signal integrity.

Differential Signal Generation

Use this buffer to convert a single-ended ECL signal into a differential pair (Q and /Q), essential for driving twisted-pair or stripline interconnects in telecom equipment.

ECL-to-ECL Buffering

When fan-out is needed in an ECL logic chain, this buffer provides a clean, high-current copy of the input signal without significant propagation delay.

Backplane Drivers for Legacy Systems

In older mainframe or networking gear, this buffer can drive high-capacitance backplane traces with its 100mA output capability, maintaining fast edge rates.

Test and Measurement Front-Ends

For high-speed test equipment, the complementary outputs can drive both a 50-ohm load and a monitoring circuit simultaneously, simplifying signal routing.

Pulse Shaping and Regeneration

This buffer can regenerate degraded ECL pulses, restoring fast rise/fall times for reliable triggering in measurement systems.

Q: What is the logic family of the 100319QC?
A: It is from the 100K ECL logic family, operating with negative supply voltages.
Q: What is the function of this device?
A: It is a single-channel (1-bit) non-inverting buffer with complementary outputs.
Q: What is the output type?
A: The outputs are complementary, providing both Q and /Q signals simultaneously.
Q: What is the voltage requirement?
A: It requires a negative supply voltage between -4.2V and -5.7V, typical for ECL logic.
Q: What package is used?
A: It is available in a 28-LCC (J-Lead) ceramic or plastic leaded chip carrier.
Q: What is the output current?
A: The output current is 100mA, providing high drive for ECL termination networks.
Base Product Number : 100319
-4.2V to -5.7V 100K 28-LCC Buffer Complementary Output Differential ECL Fairchild High-Speed Logic IC
Q: What is the logic family of the 100319QC?
A: It is from the 100K ECL logic family, operating with negative supply voltages.
Q: What is the function of this device?
A: It is a single-channel (1-bit) non-inverting buffer with complementary outputs.
Q: What is the output type?
A: The outputs are complementary, providing both Q and /Q signals simultaneously.
Q: What is the voltage requirement?
A: It requires a negative supply voltage between -4.2V and -5.7V, typical for ECL logic.
Q: What package is used?
A: It is available in a 28-LCC (J-Lead) ceramic or plastic leaded chip carrier.
Q: What is the output current?
A: The output current is 100mA, providing high drive for ECL termination networks.