Texas Instruments ADS6129IRGZT

Skip to product information
1 of 1
Image shown is a representation only. Exact specifications should be obtained from the product data sheet.
Regular price $115.70
Regular price $121.79 Sale price $115.70
Sale Sold out
Quantity Unit Price Total Price
1 $115.70 $115.70
15+ $112.05 $1,680.75
25+ $109.61 $2,740.25
50+ $103.52 $5,176.00
100+ $91.34 $9,134.00
N+ $18.27 Price Inquiry
Shipping calculated at checkout.
Quantity
Component Recycling

Request Quote / Inquiry

Product attributes Property Value
Manufacturer Texas Instruments
Product Series
Packaging Marketplace | Cut Tape (CT)
Number of Bits 12
Sampling Rate (Per Second) 250M
Number of Inputs 1
Input Type Differential
Data Interface LVDS - Parallel, Parallel
Configuration S/H-ADC
Ratio - S/H:ADC 1:1
Number of A/D Converters 1
Architecture Pipelined
Reference Type External, Internal
Voltage - Supply, Analog 3V ~ 3.6V
Voltage - Supply, Digital 1.7V ~ 1.9V
Features -
Operating Temperature -40°C ~ 85°C
Mounting Type Surface Mount
Grade -
Qualification -
Package / Case 48-VFQFN Exposed Pad
Supplier Device Package 48-VQFN (7x7)
ROHS RoHS Compliant - Hazardous Substance Free Electronic Components | HQICKEY

The Texas Instruments ADS6129IRGZT is a high-speed, single-channel, 12-bit analog-to-digital converter (ADC) optimized for ultra-fast signal processing. With a sampling rate of 250 MSPS, it captures high-frequency signals with exceptional fidelity. It provides both LVDS and parallel outputs, offering flexibility for high-speed data interfaces. The S/H-ADC architecture ensures low latency and high dynamic performance. Packaged in a compact 48-VFQFN, this ADC is perfect for test and measurement, radar, and communication systems.

  • Ultra-High Sampling Rate: 250 MSPS allows for direct digitization of signals up to 125 MHz, eliminating multiple down-conversion stages.
  • Dual Output Modes: LVDS and parallel options provide design flexibility for different FPGA or ASIC interfaces.
  • Compact Footprint: The 48-VFQFN package saves valuable board space in dense designs.
  • High-Speed Signal Integrity: Designed for low jitter and high SNR, ensuring accurate capture of fast transients.

High-Performance Test Equipment

The 250 MSPS sampling rate enables precise digitization of high-frequency signals in oscilloscopes and spectrum analyzers.

Software-Defined Radio (SDR)

Its high bandwidth and LVDS interface make it ideal for wideband digital receivers, allowing for flexible signal processing.

Laser Radar (LIDAR)

The fast sampling rate is critical for capturing short laser pulses, enabling high-resolution 3D mapping in autonomous vehicles.

High-Speed Imaging

It can digitize high-speed camera outputs, supporting applications in industrial inspection and scientific research.

Satellite Communication

In ground stations, it digitizes intermediate frequency (IF) signals directly, simplifying receiver architecture.

Broadband Communication Systems

It supports high data rate links in microwave backhaul and DOCSIS 3.1 cable modems.

Q: What is the resolution of the ADS6129IRGZT?
A: It is a 12-bit analog-to-digital converter.
Q: What is the maximum sampling rate?
A: It supports a very high sampling rate of 250 MSPS.
Q: How many channels does it have?
A: This device has a single input channel.
Q: What interfaces are available?
A: It offers both LVDS and Parallel output interfaces.
Q: What is the architecture?
A: It uses a S/H-ADC (Sample and Hold) architecture.
Q: What is the package type?
A: It is housed in a 48-VFQFN Exposed Pad package.
Base Product Number : ADS6129
12-bit 250 MSPS ADC Analog-to-Digital Converter LVDS Parallel S/H-ADC Single Channel Texas Instruments VFQFN
Q: What is the resolution of the ADS6129IRGZT?
A: It is a 12-bit analog-to-digital converter.
Q: What is the maximum sampling rate?
A: It supports a very high sampling rate of 250 MSPS.
Q: How many channels does it have?
A: This device has a single input channel.
Q: What interfaces are available?
A: It offers both LVDS and Parallel output interfaces.
Q: What is the architecture?
A: It uses a S/H-ADC (Sample and Hold) architecture.
Q: What is the package type?
A: It is housed in a 48-VFQFN Exposed Pad package.