Analog Devices Inc. LTC2142CUP-12#PBF

Skip to product information
1 of 1
Image shown is a representation only. Exact specifications should be obtained from the product data sheet.
Regular price $27.73
Regular price $29.19 Sale price $27.73
Sale Sold out
Quantity Unit Price Total Price
1 $27.73 $27.73
15+ $26.85 $402.75
25+ $26.27 $656.75
50+ $24.81 $1,240.50
100+ $21.89 $2,189.00
N+ $4.38 Price Inquiry
Shipping calculated at checkout.
Quantity
Component Recycling

Request Quote / Inquiry

Product attributes Property Value
Manufacturer Analog Devices Inc.
Product Series
Packaging Tube |
Number of Bits 12
Sampling Rate (Per Second) 65M
Number of Inputs 2
Input Type Differential
Data Interface LVDS - Parallel, Parallel
Configuration S/H-ADC
Ratio - S/H:ADC 1:1
Number of A/D Converters 2
Architecture Pipelined
Reference Type External, Internal
Voltage - Supply, Analog 1.7V ~ 1.9V
Voltage - Supply, Digital 1.7V ~ 1.9V
Features Simultaneous Sampling
Operating Temperature 0°C ~ 70°C
Mounting Type Surface Mount
Grade -
Qualification -
Package / Case 64-WFQFN Exposed Pad
Supplier Device Package 64-QFN (9x9)
ROHS RoHS Compliant - Hazardous Substance Free Electronic Components | HQICKEY

The LTC2142CUP-12#PBF is a 12-bit, 65M SPS dual-channel analog-to-digital converter from Analog Devices. It features a sample-and-hold architecture and offers both LVDS and parallel digital outputs for flexible system integration. The device supports external or internal reference and is packaged in a 64-WFQFN exposed pad package. Its high sampling rate and dual-channel design make it ideal for communications, medical imaging, and high-speed data acquisition applications.

  • High-Speed Sampling: 65M SPS enables capture of fast transient signals and high-frequency waveforms.
  • Dual-Channel Design: Two synchronized channels support I/Q or stereo signal processing.
  • Flexible Output: LVDS and parallel interfaces provide design options for different digital backends.
  • Excellent Dynamic Performance: 12-bit resolution with S/H architecture ensures low distortion and high SNR.
  • Compact Package: 64-WFQFN package minimizes board space in dense designs.

High-Speed Communications

The 65M SPS sampling rate and 12-bit resolution make the LTC2142CUP-12#PBF ideal for digitizing IF signals in software-defined radios and base station receivers.

Medical Ultrasound Imaging

Dual-channel, high-speed conversion enables simultaneous processing of I/Q signals in ultrasound systems, improving image quality and frame rate.

Radar and LIDAR Systems

The fast sampling rate supports precise time-of-flight measurements in automotive radar and LIDAR, enabling accurate object detection.

High-Performance Data Acquisition

In high-speed DAQ cards, this ADC's 65M SPS rate and LVDS interface allow for low-noise, high-throughput signal capture.

Industrial X-Ray Inspection

Dual-channel operation and high speed facilitate real-time imaging in industrial non-destructive testing equipment.

Scientific Instrumentation

Used in particle detectors and spectroscopy, the LTC2142CUP-12#PBF provides the speed and resolution needed for precise measurements.

Q: What is the resolution of the LTC2142CUP-12#PBF?
A: It is a 12-bit analog-to-digital converter.
Q: What is the sampling rate?
A: It supports a high sampling rate of 65M SPS.
Q: How many channels does it have?
A: It has 2 input channels.
Q: What interfaces are available?
A: It offers both LVDS - Parallel and Parallel interfaces.
Q: What is the architecture?
A: It uses a S/H-ADC (Sample and Hold) architecture.
Q: What is the package type?
A: It comes in a 64-WFQFN Exposed Pad package.
Base Product Number : LTC2142
12-bit 2-channel 65M SPS ADC Analog Devices Analog-to-Digital Converter LVDS Parallel S/H-ADC WFQFN
Q: What is the resolution of the LTC2142CUP-12#PBF?
A: It is a 12-bit analog-to-digital converter.
Q: What is the sampling rate?
A: It supports a high sampling rate of 65M SPS.
Q: How many channels does it have?
A: It has 2 input channels.
Q: What interfaces are available?
A: It offers both LVDS - Parallel and Parallel interfaces.
Q: What is the architecture?
A: It uses a S/H-ADC (Sample and Hold) architecture.
Q: What is the package type?
A: It comes in a 64-WFQFN Exposed Pad package.